


**4004 ADDRESS REGISTER
INCREMENTER AND INDEX REGISTER**

PIN CONFIGURATION

D0	1	16	CM RAM 0
D1	2	15	CM RAM1
D2	3	14	CM RAM2
D3	4	13	CM RAM3
GRND	5	12	VDD
CLK1	6	11	CM ROM
CLK2	7	10	TEST
SYNC	8	9	POC



Re-drawn schematic based on Revision G of the original Intel 4004 schematics by Intel Corporation (August 6, 1976). Schematic capture and design verification by Fred Rueftig, Brian Silveiman and Barry Silveiman (February 2, 2006).

You are free:

- to copy, distribute, display, and perform this work
- to make derivative works

Under the following conditions:

Attribution: You must attribute the work in the manner specified by the author or licensor.

Noncommercial: You may not use this work for commercial purposes.

Share Alike: If you alter, transform, or build upon this work, you may distribute the resulting work only under a license identical to this one.

- For any reuse or distribution, you must make clear to others the license terms of this work.
- Any of these conditions can be waived if you get permission from the copyright holder.

Your fair use and other rights are in no way affected by the above.

This is a human-readable summary of the Legal Code (the full license) available at:
<http://creativecommons.org/licenses/by-nc-sa/2.5/legalcode>
 Intel is a registered trademark of the Intel Corporation

